CLAIMS

1	1-26. (canceled)
1	27. (new) In a system comprising a first processor and one or more other processors, a
2	method for applying one or more interrupt signals to the one or more other processors, the method
3	comprising:
4	(a) generating, in the first processor, a data signal having one or more data bits;
5	(b) transmitting the data signal from a data port of the first processor to a signal unit external
6	to the first processor and the one or more other processors;
7	(c) converting, in the signal unit, the data signal into one or more interrupt signals, wherein
8	each data bit in the data signal corresponds to a different interrupt signal; and
9	(d) transmitting each interrupt signal from the signal unit to an interrupt port of an other
10	processor.
1	28. (new) The invention of claim 27, wherein:
2	the data signal has a plurality of data bits;
3	the signal unit converts the data signal into a plurality of interrupt signals; and
4	each interrupt signal is transmitted to a different interrupt port of an other processor.
1	29. (new) The invention of claim 28, wherein at least two interrupt signals are transmitted to
2	two different interrupt ports of a single other processor.
1	30. (new) The invention of claim 28, wherein at least two interrupt signals are transmitted to
2	interrupt ports of at least two different other processors.
1	31. (new) The invention of claim 27, wherein the signal unit detects a transition in each data
1 2	31. (new) The invention of claim 27, wherein the signal unit detects a transition in each data bit of the data signal over time to determine when to generate a corresponding interrupt signal.
1	32. (new) The invention of claim 31, wherein the signal unit detects the transition by:
2 3	storing sequential values for the corresponding data bit in two registers; and
	comparing outputs from the two registers to detect a difference between the two sequential
4	values.
1	33. (new) The invention of claim 32, wherein:
2	the first processor transmits an address signal to the signal unit; and
3	the signal unit compares the address signal to a specified value to determine whether to store the
4	two sequential values in the two registers.
1	34. (new) The invention of claim 27, wherein each interrupt signal is transmitted from the
2	signal unit to a corresponding interrupt port of a corresponding other processor via a dedicated line.
1	35. (new) The invention of claim 34, wherein the data signal is transmitted from the first
2	processor to the signal unit via a shared data bus.
4	
1	36. (new) The invention of claim 27, further comprising applying an interrupt signal from
2	an other processor to the first processor by:
3 4	(1) generating, in the other processor, an other data signal having one or more other data
4	bits;

45. (new) The invention of claim 38, wherein the signal unit is connected to transmit each interrupt signal to a corresponding interrupt port of a corresponding other processor via a dedicated line.

value to determine whether to store the two sequential values in the two registers.

3

4

1

2

1

2

the signal unit comprises an address decoder adapted to compare the address signal to a specified

46. (new) The invention of claim 45, wherein the first processor is connected to transmit the data signal to the signal unit via a shared data bus.

47. (new) The invention of claim 38, further comprising an other signal unit connecting an other processor to the first processor, wherein:

the other signal unit is external to the first processor and the one or more other processors;

the other processor is adapted to (i) generate an other data signal having one or more other data bits and (ii) transmit the other data signal from a data port of the other processor to the other signal unit; and

the other signal unit is adapted to (i) convert the other data signal into one or more other interrupt signals, wherein each other data bit in the other data signal corresponds to a different other interrupt signal and (ii) transmit an other interrupt signal from the other signal unit to an interrupt port of the first processor.

- 48. (new) The invention of claim 47, the other signal unit is adapted to transmit at least one other interrupt signal to an interrupt port of at least one other processor.
- 49. (new) A first processor for a system comprising the first processor connected to one or more other processors via a signal unit external to the first processor and the one or more other processors, wherein:

the first processor is adapted to (i) generate a data signal having one or more data bits and (ii) transmit the data signal from a data port of the first processor to the signal unit; and

the signal unit is adapted to (i) convert the data signal into one or more interrupt signals, wherein each data bit in the data signal corresponds to a different interrupt signal, and (ii) transmit each interrupt signal from the signal unit to an interrupt port of an other processor.

- 50. (new) The invention of claim 49, wherein the first processor is adapted to transmit the data signal to the signal unit via a shared data bus.
- 51. (new) A signal unit for a system comprising a first processor connected to one or more other processors via the signal unit external to the first processor and the one or more other processors, wherein:

the first processor is adapted to (i) generate a data signal having one or more data bits and (ii) transmit the data signal from a data port of the first processor to the signal unit; and

the signal unit is adapted to (i) convert the data signal into one or more interrupt signals, wherein each data bit in the data signal corresponds to a different interrupt signal, and (ii) transmit each interrupt signal from the signal unit to an interrupt port of an other processor.

52. (new) The invention of claim 51, wherein:

the data signal has a plurality of data bits;

the signal unit is adapted to convert the data signal into a plurality of interrupt signals; and the signal unit is adapted to transmit each interrupt signal to a different interrupt port of an other processor;

the signal unit is adapted to transmit at least two interrupt signals to two different interrupt ports of a single other processor;

the signal unit is adapted to transmit at least two interrupt signals to interrupt ports of at least two different other processors;

the signal unit is adapted to detect a transition in each data bit of the data signal over time to determine when to generate a corresponding interrupt signal;

the signal unit is adapted to receive the data signal from the first processor via a shared data bus; and

the signal unit is adapted to transmit each interrupt signal to a corresponding interrupt port of a corresponding other processor via a dedicated line.